Abstract-The junction temperature of power semiconductors in power converters must not exceed its maximum limits and it is of major importance for several failure mechanisms. But still, the junction temperature is hard to access. Direct measurement is not practical for industrial applications, indirect measurements require substantial effort and available junction temperature models have high calculation effort. This work develops a simple junction temperature estimator, which is applied for a maximum junction temperature limitation and the capability to be applied for further algorithm relying on the junction temperature, referring to active thermal control. It is experimentally shown, that a second order estimator is sufficient to achieve high bandwidth estimation.
I. INTRODUCTION
Reliability of power semiconductors has become one of the key-requirements in the design of today's power electronic systems [1] . To ensure reliability, the thermal management of the power semiconductors is part of the design process, but still most failures are caused by insufficient thermal management [2] . Active thermal control refers to an online junction temperature manipulation and is an opportunity to thermally protect the system and to reduce the thermal stress without increasing the manufacturing costs or the footprint [3] , [4] . However, a big challenge remains the cheap access to the junction temperature with high time resolution.
In systems with high modularity, such as the modular multilevel converter, a high number of junction temperatures need to be known [5] with sufficient bandwidth for enabling active thermal control algorithms. The measurement of the junction temperature can either be done directly with thermocouples, thermo-sensitive parameters, optic fibers or infrared cameras. Most of these methods require access to the chip surface, which is covered by gel for electric isolation and protection against corrosion, but additional measurement equipment is required, even if the junction temperature is measured indirectly [6] . These additional sensors are associated with costs and have limited bandwidth. Another opportunity for junction temperature modeling are thermal models and observers, which often imply higher calculation effort [7] . This calculation effort is especially critical for systems operating at high sampling frequencies and systems consisting of many power semiconductors and thus junction temperatures [8] . For these systems, complex thermal models, such as Kalman filters, would not be an adequate solution. Furthermore, many thermal models in literature are either based on finite element analysis or are tested for fundamental frequencies, which are significantly lower than the fundamental grid frequency of 50/60 Hz [9] , [10] .
This work proposes to use a thermal model in combination with the commonly available case temperature measurement for junction temperature estimation. No confidential information of the manufacturers is needed. The requirements for the implementation are described and the effectiveness of the approach is demonstrated on a laboratory setup with a high speed infrared camera. For the protection against excessive junction temperatures, a PI controller based junction temperature limitation is implemented and validated experimentally. The influence of the number of RC-elements for the model of the estimator on the precision of the junction temperature estimation is evaluated.
In section II failures of power electronic modules are reviewed and junction temperature modeling is introduced, while section III introduces the system and the applied thermal model. In section IV the model is parametrized and in section V an overtemperature protection is introduced before an experimental validation is presented in section VI. Finally, the conclusions are given in section VII.
II. FAILURES IN POWER ELECTRONIC MODULES AND JUNCTION TEMPERATURE MODELING
In this section common failure mechanisms for power electronic modules are described to be related to the junction temperature and then junction temperature modeling in power electronics is introduced.
A. Failures in power electronic modules
Most failures of power electronic modules are caused by the temperature fluctuations [2] , [11] . The stress occurs at the interconnections in the module between materials with different coefficients of thermal expansion, which are needed to ensure electrical isolation on the one hand and good heat transfer capability on the other hand. Fluctuations of the temperature cause mechanical stress between these layers, which leads to wear out and finally failure. The scheme of a power electronic module with the direct bonded copper (DBC) structure and the common failures, such as chip solder fatigue, bond wire lift off and baseplate solder fatigue, is shown in Fig. 1 . For protection against corrosion and environmental influences, a gel filling immerses the module to guarantee dielectric strength. The main aging processes of the silicone gel are water trees, partial discharge and electrical trees, which are degrading effects causing aging but not the immediate destruction [12] .
Additionally, in Fig. 1 , the heat sink, the thermal impedance between junction and case Z th,jc , the thermal impedance between case and heatsink Z th,ch and the thermal impedance between heatsink and ambient Z th,ha are shown.
For a lifetime estimation, the described failure mechanisms need to be considered. Remarkably, the most relevant failure mechanisms (bond wire lift off and solder fatigue) are related to the junction temperature of the power semiconductors in the converter. This requires the knowledge of the junction temperature for the lifetime estimation. The procedure, which needs to be made is schematically shown in Fig. 2 . Starting with the mission profile of the converter, the loading of the devices needs to be extracted, which results in the junction temperature profile. The Rainflow algorithm is usually adopted to extract the thermal cycles from the mission profile in the time domain and to group them in histograms. With a lifetime model these histograms are used to derive the accumulated damage, which leads to the consumed lifetime [13] .
B. Thermal modeling in power electronic modules
For a precise thermal model, the temperature fluctuations need to be modeled in three dimensions by also considering the cross-coupling between the chips. However, due to the P loss T case (1).
The thermal impedances Z th,jc can be modeled by thermal resistors R th and thermal capacitors C th . In case that the impedances are obtained by finite element analysis, the Cauer network shown in Fig. 3 is usually used. Each chain link represents a layer of the module and is calculated by material constants. Therefore the Cauer network has a physical background. But beside the effort to be made for the modeling, the materials and the thickness of the layers are generally not provided by the manufacturer, which makes these models based on finete element analysis not practical. As an alternative, the thermal impedances can be obtained from fitting the measured cooling down curves. For the reason of simplicity, this cooling curve is fit to the thermal impedance of a Foster network shown in Fig. 4 . The series connected RC chains are represented with (2) .
There is the possibility to transform a Foster network into a Cauer network, but the transformation implies the deprivation of the physical background. In many cases the Foster network parameters are actually provided by the manufacturer in the datasheet. For both, Cauer and Foster networks, the number of chain links (order) is arbitrary. More chain links increase the precision of the model with the downside of higher complexity.
Unfortunately, the simple combination of the thermal impedances of the module and the heat sink causes errors and cannot just be done, even if both models are provided by the manufacturer and base on Foster RC-elements. At least the thermal grease needs to be taken into account and the reference point of the case temperature is not modeled anymore in the combined model [14] . However, since many power converters have a case temperature measurement, it is proposed to be used for the estimator. As an alternative, a low bandwidth heat sink temperature measurement can be used and the thermal impedance is obtained experimentally. In order to apply (1) in real time application, it is transferred into a differential equation and discretized. For a single order estimator, this is shown in (3) for the junction to case temperature T jc , the sampling frequency f 0 , the thermal capacitance C th and the thermal resistance R th .
III. SYSTEM DESCRIPTION AND MODEL DESCRIPTION
The thermal Foster network shown in Fig. 4 is used to model the thermal behavior of the power semiconductors in the power electronic module. For the model parametrization, the thermal impedance needs to be known and the losses of the power semiconductors as the input variable. The losses can be derived with the knowledge of the operation point defined by the current and the voltage, the switching characteristics and the conduction characteristics of the power semiconductors. Based on a low bandwidth case temperature and the prior junction temperature, the influence of the junction temperature on the losses can be included. The configuration of the required measurements and hardware is shown in Fig. 5 . In the figure, it is indicated in green, which things are commonly available in each converter controller, while yellow indicates potentially additional effort. Additional equipment, such as a double pulse test setup for the power semiconductor characterization and a high speed temperature measurement improve the parametrization of the estimator. The infrared camera for the thermal characterization requires the gel filling to be removed, which is the reason for the orange marking. The electrical and thermal parameters, which are need for the model are summarized in Tab. I with their possible sources. All required parameters of the electrical and thermal characteristics can be found in the datasheet, while better results are obtained with measurements. The switching and conduction characteristics can be obtained from a double pulse test and the thermal characteristics by measurement of the cooling down curve. Particularly problematic is the variation of the thermal resistance affected by aging.
For the mitigation of the losses, the conduction losses P con and the switching losses P sw are derived based on the measurement of the semiconductor current I c , the collector emitter voltage V ce , the modulation index m and f sw . The switching losses are additionally divided into the turn on losses P sw,on represented with (4) and the turn off losses P sw,of f expressed with (5) . (6) .
The total losses are fed to the thermal model for the junction temperature estimation (1). This model calculates T j based on the low bandwidth T c measurement. Therefore Z th,ch and Z th,ha are not needed in this thermal model (see Fig. 1 ). As a summary, the procedure for parametrization and operation of the estimator is visualized in Fig. 6 .
With the estimator, the junction temperature is obtained with high bandwidth and can be processed with Rainflow counting for an estimation of the remaining lifetime or it can be used in data logging to identify correlating parameters in fault analysis. Apart from condition monitoring, the information about the junction temperature can be used for active thermal control. 
IV. CHARACTERIZATION AND MODEL PARAMETERIZATION
The electrical characterization is done for the Danfoss (DP25H1200T101667-101667, V ce = 1200 V, I c = 25 A) module with a double pulse test setup. The results for the turn on losses are shown in Fig. 7 (a) , the turn off losses in Fig. 7 (b) and the conduction losses in Fig. 7 (c) . These characteristics are fit to 4-6 to derive the losses of the system online.
The thermal characterization of the module is done by measuring the cooling curve after heating up the chips with a DC-current and turning off the power. A high speed infrared camera, which is shown in Fig. 8 , is used to measure the IGBT junction temperature with high bandwidth. Afterwards a curve fit with a Foster thermal network is done by using the least mean square algorithm. The measured cooling curve is divided by the losses of the DC current to obtain the thermal impedance. This shown in Fig. 9 for the measured curve and for different orders of RC-elements achieving a different precision in the curve fit with the parameters in Tab. II. The higher the order of RC-elements and thus of the designed estimator, the better the fit of the measured thermal impedance. For comparison with the parameters of a typical thermal impedance in a comparable module, the parameters of thermal resistors and time constants are shown in the table for the Infineon FP25R12KE3 module. In order to test the thermal model under realistic operation conditions, the estimator with the obtained parameters is tested with sinusoidal positive half wave excitation, which corresponds to the loading of power electronics in a converter. The response is shown in Fig. 10 for different fundamental frequencies of 5 Hz, 50 Hz and 500 Hz. Similar to the fit of the thermal impedance, the difference between the second order estimator and the third order estimator is low, while the first order estimator has a slower response than the others. For the fundamental frequency of f 0 = 5 Hz, the thermal swing is high and it decreases for the case of f 0 = 50 Hz and even more for 500 Hz. The magnitude of the thermal swing in the fundamental frequency is smallest for the first order estimator and maximum for the third order estimator. Remarkably, the steady state average temperature estimation is independent from the estimator order in all cases. 
V. DYNAMIC OVERTEMPERATURE PROTECTION
An excess of the maximum junction temperature T j,max of an IGBT module causes destruction, e.g. by melting of the solder in the module. In order to prevent this, a dynamic junction temperature limitation is implemented, which is a simple active thermal control algorithm with protection capability. For not disturbing the normal operation, the limitation is only implemented for an excess of the chosen limited temperature T j,lim as shown in Fig. 11 . The advantage compared to an overall maximum current limitation is the capability to operate with an increased current until the thermal limitations of the system are reached. With respect to a maximum case temperature limitation, the dynamic response is much higher, which requires a smaller safety margin, consequently a better utilization of the power semiconductors. Furthermore, during high ambient temperatures, the junction temperature limitation is superior to the case temperature limitation, because a maximum case temperature limitation does not respect the power processed by the converter and thus does not model the temperature between junction and case. As a consequence, it needs to be tuned for the worst case conditions, while a junction temperature limitation can reduce the safety margin.
The limitation of the junction temperature is implemented with a PI-controller and tuned to regulate the temperature to a maximum by reducing the load current as shown in Fig. 12 . It needs to be pointed out, that the thermal regulation has no impact when T j,est does not exceed T j,lim .
The control loop is modeled with the transfer function of the thermal impedance obtained from the cooling down curve in Fig. 9 . After transforming them into the frequency domain, the transfer function of (7) is obtained in dependence of the order of the approximation.
This results in a control loop only consisting of time delays, which can be controlled by a PI controller. The transfer function of this PI-controller is shown in (8) .
The PI controller can be optimized in dependence of the requirement in terms of dynamic performance. Another constraint can be the maximum allowable overshoot in the junction temperature. As a tuning algorithm for current controller, the technical optimum is well known for high dynamic response and is used to tune the controller in this work.
VI. EXPERIMENTAL VALIDATION
The estimator is implemented on a dSpace System driving a full bridge connected to a passive load with the parameters (R = 10 Ω, L = 3.5 mH). The dc-link voltage is set to V dc = 400 V , the switching frequency to f sw = 25 kHz and the fundamental frequency of the output voltage to f = 50 Hz. For the validation of the estimator, the junction temperature is measured with the camera shown in Fig. 8 . First, the steady state behavior is tested and afterwards the dynamic behavior.
A. Stationary estimator validation
The estimators with first, second and third order are implemented and tuned with the parameters of Tab. II. All three estimators run in parallel for a comparison of the precision and potential delays in stationary conditions. The results are shown in Fig. 13 , where T j,meas is the measured junction temperature with a sampling frequency of f s,cam = 400 Hz and T j,esti is the temperature estimation with the estimator order i = {1, 2, 3}. The measured junction temperature has thermal cycles of ΔT = 2 K with an average junction temperature of T j,av = 76
• C. Compared to the estimated junction temperature, the average temperature is 1 K higher than the average junction temperature T j,av = 75
• C. Remarkably, the thermal swing in the fundamental period for the second and third order model is similar to the measured thermal swing. The thermal swing of the first order estimator is only ΔT = 1 K, which is lowest compared to the other models and fits worst while the results for the second and third order estimator are comparable.
B. Junction temperature limitation validation
In this subsection, the model is tested for active thermal control application by means of the described dynamic limitation of the maximum junction temperature to T j,lim = 75
• C. The results for the control system modeled with the different order are shown in Fig. 14 . During stationary conditions, a step variation in the output power occurs, which leads to higher losses and consequently an increase of the junction temperature. Without the limitation, the junction temperature would exceed T j,lim , which affects the regulation of the junction temperature. This is tested by using the estimators of different orders.
For the junction temperature of the first order estimator, shown in Fig. 14 (a) , the response of the estimator is slower than the measured junction temperature. Due to the resultant delay, the regulation of the current is causing an oscillation in the output current and the junction temperature. This causes additional thermal stress. Instead, the junction temperature regulation with the estimators of second order shown in Fig. 14  (b) and third order demonstrated in Fig. 14 (c) show a faster response. Their response is very similar and the overshoot is smaller compared to the first order feedback. In all cases, the stationary junction temperature limitation holds with a deviation of maximum 1 K to the mean value. The first order estimator can be used for junction temperature estimations, but is problematic in active thermal control applications, where high dynamics are required. Instead the second and third order estimator achieve a good fit with the measured thermal response. The second order estimator is considered to fit best, because its performance is comparable to the third order estimator, while the calculation effort is lower.
VII. CONCLUSION
A simple estimator of the junction temperature of power semiconductors in power electronic modules has been proposed with the aim of allow an easy implementation of the active thermal control. The tuning can be made based on the information given in the datasheet provided by the manufacturer. The influence of the estimator order on the stationary and dynamic temperature estimation has been experimentally investigated. The second order estimator has been found to be the optimal choice for application of active thermal control even when an high dynamic response, to protect the system, is needed.
